Note: I am not affiliated with the project

  • dragontamer@lemmy.world
    link
    fedilink
    English
    arrow-up
    2
    ·
    10 months ago

    On the contrary, RISC-V is typically bigger and less efficient than Cortex-M7 on the Teensy.

    There are 10-cent ARM Cortex M0+ processors (M0+ being the smallest ARM). M7 is kinda-small. ARM scales to different sizes and power-efficiencies.

    • Danny M@lemmy.escapebigtech.infoOP
      link
      fedilink
      English
      arrow-up
      3
      ·
      edit-2
      10 months ago

      in this case the instruction set is extremely small (and includes open source verilog, so you could even fab it yourself)

      quote from the website:

      The CPU of the TKey is a modified version of PicoRV32, 32-bit RISC-V running at 18 MHz. Modifications includes a fast 32x32 multiplier implemented using the multiplier blocks in the iCE40 DSPs as well as a HW trap function.

      The supported instruction set supported by the CPU is a subset of RV32I. Specifically it includes compressed instructions, but excludes instructions for:

      • Counters
      • System
      • Synch
      • CSR access
      • Change level
      • Trap redirect
      • Interrupt
      • MMU

      The instruction set implemented by the CPU also includes multiplication instructions from the RV32IC_Zmmul (-march=rv32iczmmul) extension. Division is not supported.

      Any illegal, unsupported instruction will halt the CPU. The halted CPU is detected by the hardware, which will blink the RGB LED with red to indicate the error state. There is no way for the CPU to exit the trap state besides a power cycle of the device.

      Note that the CPU has no support for interrupts. No instructions, ports or logic.